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I. INTRODUCTION
M ULTIPLE-VALUED logic (MVL) has been an area of intense scientific investigation for very many decades now. Its close relationship with new logic paradigms such as neural networks and fuzzy logic helped sustain and even intensify the interest in MVL throughout the past decade. The theoretical framework of MVL is now sufficiently mature to have a significant engineering impact; however, technological compatibility issues still remain an impediment, particularly against static logic and memory implementation. Much praised qualities of static CMOS gates, such as ratioless device sizing, insignificant static-power consumption, wide logic margins, and high speed are severely compromised when this technology is applied to MVL. Some of the proposed static memory configurations necessitate two different sets of NMOS/PMOS device threshold voltages, hence multiple threshold adjustment implants [1] - [3] , or enhancement/depletion processes [4] , which are not compatible with mainstream CMOS. In other designs, logic threshold voltages are set by ratioed binary inverters [5] - [8] . Since the logic threshold of a CMOS inverter is proportional to the square root of the ratio of device aspect ratios, it is impossible to displace the threshold far away from /2 without using large device dimensions. Although the dimensions required for three-valued storage might be tolerable for certain applications, extension to higher level operation is prohibitively expensive in terms of silicon area consumption. Another problem associated with ratioed inverters is that they consume static power at intermediate stable states. A lack of CMOS-compatible multiple-valued static storage technique has been recently confirmed in a review, which excludes static RAM from the list of proven multiple-valued memory techniques but includes such nonstatic techniques as EEPROM, ferroelectric, and dynamic RAM [9] . A very similar application pattern exists in the specific area of synaptic memory design for adaptive neural networks. The need for analog storage has been fulfilled with multiple-valued storage in EEPROM structures [10] - [14] or in refreshed capacitors [15] - [22] . For static storage, a bank of binary memory cells coupled with a multiplying digital-to-analog converter (DAC) has been the choice [23] - [25] . To the best of our knowledge, no multiple-valued static cell has been used for synaptic storage.
In this paper, we explore the possibility of designing a multiple-valued CMOS static storage cell with layout and performance qualities approaching those of its conventional binary counterpart. Aside from its general use in MVL systems, such a cell offers three advantages when used as a synaptic memory. First, being a quantized memory, it can be updated directly by an analog signal with a simple on-synapse adaptation unit. Secondly, being static, it eliminates the space and time overhead associated with the refresh operation of dynamic storage schemes. Finally, its single quantized output can directly drive a simple synaptic activation circuit without necessitating the bulky DAC of binary storage schemes. However, the number of stable states is limited as in any voltage-based multiple-valued storage cell. Therefore, it is applicable to those cases where a relatively low weight resolution is acceptable.
II. CIRCUIT DESCRIPTION
The proposed memory cell configuration is shown in Fig. 1(a) in a four-valued form. It is constructed by replicating the fourdevice unit circuit shown in Fig. 1(b) . Note that this unit circuit is, in essence, the basic bistable core of conventional CMOS flip-flop. What we propose, therefore, generalizes this basic circuit to multistability. The four-valued exemplar cell operates with three ordered supply voltages, i.e.,
. A common storage node is connected to these supply rails and ground via four transmission paths, which are gated by (to ), , as shown on the inverter voltage-transfer curves in Fig. 2 Fig. 2(a) . This characteristic, which relates the terminal current to the storage-node voltage , indicates four positive-resistance segments associated with the intervals specified above, and three negative-resistance segments demarcating the former abruptly at inverter logic-threshold voltages. In each positive-resistance segment, only one of the four transmission paths conducts and, therefore, determines the terminal current; that is, equals only one of depending on which transmission path is conducting. Since these bidirectional transmission-path currents vanish when equals a supply level, each of the four supply levels corresponds to a stable state as long as the storage node remains disconnected from external circuitry, i.e., . The transmission network used in the proposed cell configuration is similar to the one used by Wu and Prosser in an identity cell [1] . However, the latter, although theoretically capable of functioning as a multiple-level storage cell, lacks CMOS compatibility because the inverters driving the network necessitate two different sets of device threshold voltages. We avoid incompatibility in the present design by operating ordinary CMOS inverters between ordered supply levels, as applied by Watanabe et al. in a multiple-valued pass-logic design [26] and by Prieto et al. in a decoder design [28] . In addition to being fully CMOS compatible, the proposed cell configuration is essentially ratioless in the sense that it retains functionality regardless of the geometric aspect ratios selected for devices. This property favorably contributes to cell size. Also note that the cell does not consume power in any of the stable states. To the best of our knowledge, this is the first time these three conventional binary CMOS properties have been combined in a multiple-valued static CMOS storage cell.
Cell access can be arranged in a number of ways depending on the targeted application. Shown in Fig. 3(a) is an arrangement for random access or synaptic memory applications. Data are written into the cell by connecting the storage node S to a D-in line via a transmission gate (TG), which is sized to have a sufficiently small on-resistance in comparison with the transmission network resistance. Readout is accomplished by sensing the current of an NMOS device driven by the same node. For RAM applications, another address transistor is placed in series with the readout device to enable read addressing. For synaptic applications, where data are usually read out locally and continuously, there is no need for this additional read address feature. Fig. 3(b) depicts an access arrangement for D-latch applications. Similar to a conventional binary D-latch configuration, we break up internal feedback by a transmission gate (TG2) to create separate input and output nodes. Another transmission gate (TG1) controls data input. Write and hold functions are implemented by controlling these two transmission gates in a nonoverlapping fashion.
III. LIMITATIONS AND DESIGN
The proposed cell, being ratioless and dissipation free, imposes no limitation on device sizing. Therefore, minimum geometry devices can be used throughout the cell. The only significant effect of device sizing is on the symmetry of noise margins and will be discussed later in this section. The central question pertaining to design, as in any voltage-based multiple-valued memory cell, is how many stable states the cell can accommodate for a given . Assuming that the stable states of are to be ordered in integer multiples of , the number of stable states is given by ). The question is then reduced to how small can be made, and the answer lies in the limitations imposed by device threshold voltages on inverters and the transmission network.
We first examine the limitation arising from inverters. Conventionally, the difference between the high and low supply voltage levels in an inverter is kept greater than , where and denote, respectively, NMOS and PMOS device threshold voltages. In the proposed cell, these threshold voltages are generally subject to inflation due to body effect. However, the effect can be avoided for PMOS devices in an n-well technology simply by using an individual well tied to high supply voltage in each inverter. This reduces to its zero-bias value for all PMOS devices in all inverters at the expense of a larger effective device size. As to the NMOS threshold voltage, it is most inflated in the NMOS device of the inverter operating between the two highest supply levels, i.e., of Fig. 1(a) . This device has a source-substrate voltage . Denoting its threshold voltage with , the worst case condition for conventional inverter operation can now be written as follows: (1) Fortunately, a CMOS inverter continues functioning even if condition (1) is not met. Reducing the supply-voltage difference below the sum of the two threshold voltages creates an intermediate high-impedance region in the voltage transfer characteristic where both devices are cut off. Yet, hard pullup/pulldown functionality is retained for input voltages close to low or high supply levels as long as the condition (2) is satisfied [28] . Obviously, the limitation imposed on is significantly relaxed under this unconventional inverter operation.
The limitation imposed on by the transmission network is related to the need for a sufficient gate overdrive voltage to turn on gating devices. An inspection of Fig. 1(a) reveals the condition for PMOS devices and the condition for NMOS devices. Again, these threshold voltages are generally subject to body effect. However, as observed in Fig. 2(c) , the voltage or of the intermediate node between the PMOS and NMOS devices of a transmission path can only marginally exceed the supply level gated by the same path. This observation enables us to tie the bodies of transmission PMOS devices to the next higher supply level instead of , as done for and . The body of the PMOS device gating , i.e., , is tied to because this device is not subject to any higher voltage. Three separate wells tied to and , therefore, serve both inverter and transmission PMOS devices. With this arrangement, the largest PMOS source-body voltage in the transmission network becomes . Denoting the corresponding PMOS threshold voltage with , we can express the condition of PMOS turn-on as ( 3)
The NMOS turn-on condition in the transmission network is most severe for the device that gates the supply level , i.e., of Fig. 1(a) , and is given by (4) Combining (3) and (4) with (1), we obtain the limiting condition for in the case of conventional inverter operation as follows: (5) If the intermediate high-impedance mode is permitted for inverter operation, then the limiting condition is found from (3), (4), and (2) as follows:
For a numerical evaluation of the dominant limiting factor, we plot , , and in Fig. 4 as functions of for the technology used in prototyping. Zero-bias threshold voltages and body factors are given by V, V , V, and V . It is obvious from these plots that the required minimum for is about 2 V for the case of conventional inverter operation, but if inverters are permitted to operate in the high-impedance mode, then the limit decreases to 1.4 V. With a 5-V maximum supply voltage, this implies a three-level cell with stable states , 2.5 and 5 V for the former mode, and a four-level cell with stable states , 1.67, 3.33, and 5 V for the latter. We will demonstrate in the following section that the number of stable states can be increased beyond four if, in addition to the high impedance mode of inverters, the transmission devices are allowed to operate in subthreshold mode.
We now turn our attention to noise margins for the case of conventional inverter operation. It is quite obvious from the -characteristic of Fig. 2(a) that if logic threshold voltages are set midway between supply levels, then low and high noise margins for all stable states are equalized to 2, and thus noise immunity is globally maximized. As in any conventional inverter, this is done by sufficiently widening PMOS devices with respect to NMOS devices to compensate for the disparity of electron and hole mobilities and, if necessary, for the difference between and . If is small enough to impose a high impedance mode on inverter operation, device sizing ceases to affect noise margins. In this case, a dynamic hysteresis associated with the high impedance mode provides the inverter with dynamic noise margins of precisely one device threshold voltage wide. The hysteretic behavior is illustrated in Fig. 5 with the transfer characteristic of an inverter operating between and . For , NMOS remains cut off, whereas the conducting PMOS pulls up inverter output to . Now, even if makes a temporary transition into the high impedance region , where both devices are cut off, output remains at for a period determined by node leakage. If increases beyond , then NMOS turns on and pulls the output to . In the case of a transition in reverse direction, output stays at unless drops below . The table given in Fig. 6 summarizes the operation modes of transmission devices for the four-level cell designed and fabricated in this paper. All NMOS devices are of minimum geometry ( m), and all PMOS devices are three times wider. and , which are solely responsible for the current in the first and eighth regions, respectively, operate in nonsaturation with fixed and relatively large gate overdrive. This is why the current is an increasing function of voltage and is relatively large in these two regions. In regions 2, 4, 5, and 7, the current is limited by one of two series devices operating in saturation. Regions 3 and 6 are controlled by two nonsaturated devices in series and therefore exhibit strong dependence of current on voltage.
Sizing of the transmission network devices affects the terminal current , and hence the dynamic performance of the cell. In a RAM or synaptic memory configuration as in Fig. 3(a) , where the transmission network does not charge or discharge any capacitance but only compensates for the node leakage, there is no need to size these devices larger than the minimum. The speed of a write-in operation in this configuration is determined by the on-resistance of the transmission gate TG and the total capacitance of the storage node . Shown in Fig. 7 are two sets of simulated waveforms depicting write-in operation in a RAM cell with a transmission network of minimum-geometry NMOS devices ( m) and three times wider PMOS devices. The first set of waveforms belongs to the case in which 5 V is written into a cell of initial state 0 V. The second set represents the opposite case. The total of setup and hold times in these worst case scenarios is seen to be no longer than 3.5 ns.
Transmission network device sizes have a more profound affect on cell speed in a D-latch configuration because generally, the transmission network has to charge or discharge the input node of the next cell in the latch chain. Larger aspect ratios help increase speed in this case. Fig. 8 shows simulated waveforms of a master/slave configuration constructed with two cascaded D-latches as a frequency divider. Transmission network devices have a minimum length of 3 m, but the width is 25 m for NMOS and 42 m for PMOS. As observed from the D-out waveform, the transmission network has a sufficiently strong drive to enable operation at 16-MHz clock frequency. 
IV. EXPERIMENTAL RESULTS AND EXTENSION TO HIGHER LEVEL OPERATION
A four-level ( , 1.67, 3.33, 5 V) memory cell fabricated in a 3-m single-metal n-well technology has been used to verify multiple stability. Device dimensions are 3 m/3 m for all NMOS devices and 9 m/3 m for all PMOS devices. A terminal current-voltage characteristic extracted with a parametric analyzer is given in Fig. 9 . The close agreement between the extracted characteristic and the simulated one shown in Fig. 6 clearly proves the concept. Fig. 10 shows what happens to the terminal characteristic when the supply voltages of the same four-level cell are reduced to , 1.1, 2.2, and 3.3 V. Terminal current is much reduced, particularly in the mid-range, but the cell continues functioning properly. Quite obviously, the new supply-voltage difference V is small enough to force transmission devices into subthreshold mode with the exception of and , which still operate above threshold due to their zero source-substrate bias. Although the minimum peak current is reduced down to about 30 nA, it is still greater than the storage-node leakage. This is why the cell retains its static storage capability. As shown in Fig. 11 , functionality is maintained even with V ( V), but the minimum peak current is now reduced to 3.7 nA. Simulations for the We have further tested the four-level cell as a synaptic memory in an experimental Kohonen vector quantizer chip, which processes four five-dimensional analog vectors. A synapse photomicrograph is shown in Fig. 12 . The memory cell, occupying approximately one-third of the synapse area, is coupled with a very simple limiter for weight adaptation Since the 3-m single-metal technology applied to the fabrication of both test chips yields an excessively oversized layout by present-day CMOS standards, we have also designed a fourlevel cell in a 0.5-m CMOS technology. The layout was designed with 2.2 m/0.7 m NMOS devices and 5.5 m/0.7 m PMOS devices, and is shown in Fig. 13 . Devices are ratioed for the purpose of equalizing low and high noise margins for 5-V operation. Still, the cell measures 60 m 27 m. The terminal current-voltage characteristic of the cell as simulated for 3.3-V operation is given in Fig. 14 . Device model parameters used in this simulation are given in Table I for NMOS and Table II for PMOS.
V. CONCLUSIONS
This paper demonstrates the possibility of extending a static CMOS flip-flop core to multiple-valued memory applications without compromising technological compatibility or the dissipation-free static operation and essentially ratioless device sizing of traditional binary applications. The basic cell configuration comprises eight devices for three-level operation and requires four more devices for each additional level. Extension to higher level operation is made possible by 1) reducing inverter rail-to-rail voltage down to about one device threshold and 2) operating transmission devices in subthreshold mode. Experimental work confirms four-level operation even with 3-V maximum supply level. Extension to six-level operation is possible in a 5-V application. Despite the reduced supply voltages, inverters maintain a dynamic noise margin of about one device threshold voltage. The proposed cell is applicable as a core for multiple-valued random-access memory or D-latch applications and offers a simplified interface in those analog or quantized neural network applications where low resolution is acceptable. A comparison between the proposed cell and a number of voltage-based and current-based alternatives is presented in Table III . It is obvious from this comparison that the proposed cell offers the least complex configuration in terms of device count. Furthermore, it is the only cell without standby power dissipation and compares favorably with the others in speed performance despite the fact that its prototype was fabricated in the most unfavorable technology among all.
